How to connect pmos body to vdd layout

I should format of two-level amplifier in cadence 65nm. For reference I’m given a layout wherein I’m feeling difficulty. In format, all mosfet bodytie_type is left to none. How to connect pmos body to vdd layout

I become thinking about how can the majority be linked to gnd or vdd if all bodytie_type is chosen to be none.

Secondly, if we’re having 9 MOSFETs in a layout will we should join the bulk of each MOSFET one by one to gnd or vdd?

In the image, you could see the principle differential and dummy MOSFET pair in which bulk is grounded however in format bodytie_type is none.

Attachments

t.PNG

t.PNG

14. nine KB · Views: 180

vrg.PNG

vrg.PNG

53. four KB · Views: 183

JoinedOct 23, 2019

Messages100

Helped14

Reputation 28

Reaction score17

Trophy points18

Activity points850

The bulk connection isn’t the perfect aspect to do in format. You should join a sure format (relies upon generation). It probably taps or taps very near the well of every nmos transistor. You should ask a senior or a person who makes use of the generation to reveal to you an instance of connecting the bulk of an unmarried transistor then you could comply with the method in all transistors.

bkdraster

Newbie

Kinect 12, 2018

Messages4

Helped1

Reputation 2

Reaction score2

Trophy points3

Activity points57

Is your AVSS the substrate`s voltage?

If it is the case, create a protective ring around your diff and pair it together with the dummies. It’s pretty uncommon for you to operate the MOSFET’s default guard rings because of place constraints.

Because in case you open the protect ring options, it’ll convey bulk connection on every character transistor that’s motive your format place to be bigger.

Therefore you do not want to attach every transistor one by one.

A guard ring across the complete shape is enough. If you need to higher connection and much less resistance you could boom v d d a wide variety of contacts of the protect ring however it can additionally boom noise on the substrate. It’s a little bit trade-off as always.

Hi, I would love to deliberately join the frame terminal of PMOS to VSS!

Generally for drawing PMOS with a frame linked to VDD!, the Oxide-poly layer is positioned in an NWELL that’s then linked to PIMP. For higher knowledge, I am posting a popular case for PMOS with its gate linked to VDD!

However, if I need to attach the frame of the PMOS to VSS! how have I made it?

(In my layout I even have an LVT mosfet consequently PLVT protect rings (purple lines) are visible).

Votes

Oldest

Newest

Quek

Quek

over 2 years ago

Hi Demi

I assume you could do it as follows:

Go to “Create->Via” and take a look at if there’s a “Nwell-M1” through most of the listing of vias. If yes, draw a Nwell rectangle surrounding the pmos, upload the Nwell-M1 through and join it to VDD!

Go to “Create->Multi-component path” or “Create->Fluid Guardring” and take a look at if there’s a “Nwell” template. If yes, draw a new path, cowl it with Nwell, and join it to VDD!